How do you plan to solve it?
/*Write your code here*/ module concat8_packer ( input wire [3:0] A, input wire [1:0] B, input wire C, input wire D, output wire [7:0] OUT ); assign OUT = {A,B,~C,D}; // TODO: Assign outputs using part-selects and bit-selects endmodule