How do you plan to solve it?
module concat8_packer( input [3:0] A, input [1:0] B, input C, input D, output [7:0] OUT ); wire invC = ~C; assign OUT = {A,B,invC,D}; endmodule