How do you plan to solve it?
module concat8_packer( input wire [3:0] A, input wire [1:0] B, input wire C, input wire D, output wire [7:0] OUT ); assign OUT = {A, B, ~C, D}; endmodule