How do you plan to solve it?
module concat8_packer( input [3:0]A, input[1:0]B, input C,D, output [7:0]OUT ); wire c=~C; assign OUT={A,B,c,D}; endmodule