33. Data Types

What is the result of compiling this module?

module top(
    input a, b,
    output logic_out
);
    reg logic_out;
    assign logic_out = a ^ b;
endmodule