33. Data Types

If neither count nor bus_data is explicitly initialized or driven anywhere in an RTL design, what are their default primitive simulation states at time 0?

reg  [7:0] count;
wire [7:0] bus_data;