33. Data Types

What is the resulting logic level of bus_line during simulation if standard Verilog resolution rules apply ?

module bus_contention;
    wire bus_line;
    assign bus_line = 1'b1;
    assign bus_line = 1'b0;
endmodule