36. 4-Input NAND Gate Primitive

How do you plan to solve it?

module nand4_prim (
    input  a,
    input  b,
    input  c,
    input  d,
    output y
);
    nand n1(y,a,b,c,d);
endmodule