77. D Flip-Flop

module dff_posedge (
    input  CLK,
    input  D,
    output reg Q
);
    always @(posedge CLK) begin
        Q <= D;
    end
endmodule

💡Remember

• Edge-triggered storage updates only on the active clock edge.
• Use nonblocking assignments (<=) inside clocked always blocks.