3. Multiple Drivers

How do you plan to solve it?

Two assings for the same output. But this is not correct because you only can drive one signal in the time.

module top_module (
    input a,
    input b,
    output y
);
    assign y = a;
    assign y = b;

endmodule