How do you plan to solve it?
module top_module(input wire a, b, output y); assign y= a; assign y =b; endmodule