How do you plan to solve it?
module top_module (output y, input a,b); assign y = a; assign y = b; endmodule