How do you plan to solve it?
created a top module then described input and output as a,b and y , next i have assigned the Input a to y ,then assigned y equals to b.
module top_module(input a ,input b,output y); assign y=a; assign y=b; endmodule