How do you plan to solve it?
/*Write your code here*/ module top_module ( input wire a, b, input wire sel, output wire y ); assign y = (sel)? a : b; endmodule