How do you plan to solve it?
module top_module ( input a, // Port declarations input b, output y ); assign y = a; assign y = b; endmodule