How do you plan to solve it?
module top_module (a,b,y); input wire a , b; output wire y; assign y = a; assign y = b; endmodule