3. Multiple Drivers

How do you plan to solve it?

module top_module (input wire a, b, output wire y);
assign y = (a === b) ? a : 1'bx;
endmodule