How do you plan to solve it?
module top_module(input a,b, output y); // wire w1,w2; // assign w1=a; // assign w2=b; assign y=a; assign y=b; endmodule