3. Multiple Drivers

All Submissions

KumarDeepam

January 1, 2026

i given differently the input value to the single output . But which is in real world is wrong .

Code

// Sample top_module (and gate) in verilog
module top_module(
	input a, // for all input/output default type is wire
	input b,
    output y 
);
	assign y = a;
    assign y = b;
endmodule

Was this helpful?