How do you plan to solve it?
module top_module( input a,b, output y ); wire c; assign c=a; assign y=c; assign y=b; endmodule