How do you plan to solve it?
/*Write your code here*/ module top_module( input a, b, output y ); /* Non-advisable way to assign a and b inputs to y. * Could cause conflicts on hardware synthesis and wrong results. */ assign y = a; assign y = b; endmodule