3. Multiple Drivers

How do you plan to solve it?

module top_module (input a, input b, output y);

    wire w;

    assign y = a;
    assign y = b;

endmodule