How do you plan to solve it?
/*Write your code here*/ module top_module(input a , input b , output y); wire wre; assign wre=a; assign wre=b; assign y=wre; endmodule