How do you plan to solve it?
use assign statement for output..drive it twice using a & b as input.
module top_module(input wire a,input wire b,output wire y); assign y = a; assign y = b; endmodule