How do you plan to solve it?
module top_module( input [1:0] a,b, output [1:0] y ); assign y=a; assign y=b; endmodule