two assigns, one from each input. result should be unclear as multiple drivers should be avoided
module top_module ( input wire a, input wire b, output wire y ); assign y = a; assign y = b; endmodule