How do you plan to solve it?
/*Write your code here*/ module top_module(input a,b, output y); wire w; assign w=a; assign w=b; assign y=w; //assign y=a; //assign y=b; endmodule