How do you plan to solve it?
module top_module( input a, input b, input sel, output y ); assign y = sel ? a:b; endmodule