3. Multiple Drivers

How do you plan to solve it?

module top_module (
    input  wire a,
    input  wire b,
    input  wire sel,   // select signal for the mux
    output wire y
);

    // 2:1 MUX
    assign y = (sel == 1'b0) ? a : b;

endmodule