How do you plan to solve it?
it is advisable not to use multiple drivers for the same output, it causes issues during synthesis
/*Write your code here*/ module top_module( input a,b, output y ); assign y = a; assign y = b; endmodule