3. Multiple Drivers

How do you plan to solve it?

module top_module (
	input a, // Port declarations
	input b,
	output y
);

   // Internal signals (optional)
   wire w;
   
   // Logic description
   assign y = a;   // continuous assignment
   assign y = b; 
   
endmodule