How do you plan to solve it?
/*Write your code here*/ //module top_module(input a,b, output y); //assign y = a | b; //assign y = b; //endmodule module top_module(input wire a,b, input wire sel, output wire y); assign y = sel ? b : a; //assign y = b; endmodule