How do you plan to solve it?
Yes, there will be systems where a single output is driven by many other signals. We can plan to prioritize the signals by adding if-else statements.
module top_module( input a,b, output y ); assign y = a; assign y = b; endmodule