How do you plan to solve it?
/*Write your code here*/ module top_module(input a, input b, output reg y); always @(a or b) begin if (a==0 && b==0) y=0; else if (a==1 && b==1) y=1; else y=1'bx; end endmodule