3. Multiple Drivers

How do you plan to solve it?

Insert a delay between 2 assign or use a logic for a and b

module top_module(input a,input b, output y);
  // Write your code here 
 assign y=a;
 assign y=b;

endmodule