continuous assignment
module top_module( input a,b, output y ); assign y=a; assign y=b; /* always@(posedge clk or negedge rst) begin assign y<=a; assign y<=b; end */ endmodule