4. NOT Gate

How do you plan to solve it?

// Module Name: top_module
module top_module(
    input  a,   // 1-bit input
    output y    // 1-bit output
);

    // The output is the logical negation of the input
    assign y = ~a;

endmodule