4. NOT Gate

How do you plan to solve it?

/*Write your code here*/

module top_module(input a,output y);

//   not G1(y,a);
assign y = ~a;
endmodule