4. NOT Gate

How do you plan to solve it?

/*Write your code here*/
// Sample top_module (and gate) in verilog
module top_module(input a,output y );
            	assign y = ~a;

endmodule