4. NOT Gate
Back To All Submissions
Previous Submission
Next Submission
Solving Approach
How do you plan to solve?
the given question clearly explains the logic gate (not)is used here and the ouput should always be the inverse of the input signal
EX: a=1/Y=0 for not gate
Code
module top_module(input a ,output y);
assign y = ~ a;
endmodule
Was this helpful?
Upvote
Downvote