4. NOT Gate

How do you plan to solve it?

/*Write your code here*/
module top_module(input a,output reg y);
always@(*)
begin
    y=~a;
end
endmodule