4. NOT Gate

How do you plan to solve it?

/*Write your code here*/

module top_module (input a, output y);

wire w;
assign w= !a;
assign y = w;

endmodule