4. NOT Gate

How do you plan to solve it?

use a conditional operator

module top_module(input wire a,output wire y);
  assign y = a?0:1;
endmodule