4. NOT Gate

How do you plan to solve it?

module top_module(
    input wire [1:0] a,
    output wire [1:0] y
);
    assign y=~a;
endmodule