How do you plan to solve it?
NOT gate operation
module top_module( input a, output y ); assign y= ~a; endmodule