How do you plan to solve it?
module top_module( input wire a, output wire y ); assign y=~a; endmodule