How do you plan to solve it?
/*Write your code here*/ module top_module(input wire a, output wire y); not n1(y,a); endmodule