4. NOT Gate
Back To All Submissions
Previous Submission
Next Submission
Solving Approach
How do you plan to solve it?
Code
module top_module (
input a, // Port declarations
output y
);
// Logic description
assign y = ~a; // continuous assignment
endmodule
Was this helpful?
Upvote
Downvote