4. NOT Gate

How do you plan to solve it?

/*Write your code here*/
module top_module(
    input a,
    output y
);
wire w1;
assign y = ~a;
endmodule