4. NOT Gate

How do you plan to solve it?

I understood that the problem requires implementing a NOT gate. So I applied the logical NOT operator (!) 

module top_module (y,a);
output y;
input a;
assign y=!a;
endmodule